



MIPS	I-type	Instructions

	_	_		_					
Add Immediate	ADDI		I	8	B ₁₀	rs		rd	immediate
Add Immediate Unsigned	ADDIU		1	9	9 ₁₀	\$s		\$d	immediate
Set on Less Than Immediate	SLTI		1	1	0 ₁₀	\$s		\$d	immediate
Set on Less Than Immediate Unsigned	SLTIU		I	1	1 ₁₀	\$s		\$d	immediate
And Immediate	ANDI		I	12 ₁₀		\$s		\$d	immediate
Or Immediate	ORI		I.	1	3 ₁₀	\$s		\$d	immediate
Exclusive Or Immediate	XORI		I.	1	4 ₁₀	\$s		\$d	immediate
Load Upper Immediate	LUI		I	1	5 ₁₀	0 ₁₀		\$d	immediate
Branch on Equal		BEQ		Т	410	1 (rs	rt	offset
Branch on Not Equal BNB		BNE		I.	5 ₁₀) (rs	rt	offset
Branch on Less Than or Equal to Zero		BLEZ		I.	6 ₁₀	1 (rs	0 ₁₀	offset
Branch on Greater Than Zero		BGTZ		1	710	1 C	rs	0 ₁₀	offset
Branch on Less Than Zero		BLTZ		T	110) r	s	0 ₁₀	offset
Branch on Greater Than or Equal to Zero B		BGEZ		1	110) r	s	1 ₁₀	offset
Branch on Less Than Zero and Link		BLTZAL		T	110) r	ſS	16	offset
Branch on Greater Than or Equal to Zero and Link		BGEZ	AL	1	110) r	'S	17	offset

MIPS I-type Instructions

Instruction name Load Byte	Mnemonic LB	Format	Encoding					
			32 ₁₀	rs	rt	offset		
Load Halfword	LH	I	33 ₁₀	rs	rt	offset		
Load Word Left	LWL	I	34 ₁₀	rs	rt	offset		
Load Word	LW	I	35 ₁₀	rs	rt	offset		
Load Byte Unsigned	LBU	I	36 ₁₀	rs	rt	offset		
Load Halfword Unsigned	LHU	I	37 ₁₀	rs	rt	offset		
Load Word Right	LWR	I	38 ₁₀	rs	rt	offset		
Store Byte	SB	I	40 ₁₀	rs	rt	offset		
Store Halfword	SH	I	41 ₁₀	rs	rt	offset		
Store Word Left	SWL	I	42 ₁₀	rs	rt	offset		
Store Word	SW	I	43 ₁₀	rs	rt	offset		
Store Word Right	SWR	I	46 ₁₀	rs	rt	offset		

















Recap

- MIPS branch instructions (i-type)
- MIPS jump instructions (j-type)
- Procedure calls
- Next Booth's recoding algorithm